Abstract -A small-signal equivalent circuit of 2D-material based FETs is presented. Charge conservation and nonreciprocal capacitances have been assumed, so the model can be used to make reliable predictions at both device and circuit levels. In this context, explicit and exact analytical expressions of the main radio-frequency figures of merit of these devices are given. Moreover, a direct parameter extraction methodology is provided based on S-parameter measurements. In addition to the intrinsic capacitances, transconductance and output conductance, our approach allows extracting the series combination of drain-source metal contact and access resistances. Accounting for these extrinsic resistances is of upmost importance when dealing with low dimensional FETs.
.
(a) Cross section of a three-terminal 2D-material based FET. A 2D-material sheet plays the role of the active channel. The modulation of the carrier population in the channel is achieved via a top-gate stack consisting of a dielectric and corresponding metal gate. (b) As an example of a 2D FET, an SEM image of the GFET considered in Section III-B.
and radio-frequency (RF) optimized transistors on flexible substrates [5] , [6] . A number of advances in those directions have been made in a short time and even a number of simple circuits have been demonstrated [7] , [8] .
The 2D FETs are now operating within the millimeter-wave range showing intrinsic cut-off frequencies ranging from tens to hundreds of gigahertz, and maximum oscillation frequencies up to tens of gigahertz [9] [10] [11] . Consequently, there is a demand for accurate device models for optimizing the device operation, benchmarking of device performances against other existing technologies, and bridging the gap between device and circuit levels.
In this paper, we have developed a small-signal equivalent circuit suited to three-terminal 2D FETs (see Figs. 1 and 2) . The model formulation is general and applicable to any 2D-material such as graphene and 2D-semiconductors. Different to other previous models that have been applied to 2D FETs [3] , [10] [11] [12] [13] [14] , our model is a charge-based small-signal model, which implies that charge conservation (a) Meyer-like intrinsic small-signal model for a threeterminal FET. (b) Charge-based small-signal model suited to 2D FETs. The equivalent circuit of the intrinsic device is framed in blue. The smallsignal elements are: g m transconductance, g ds output conductance, and Cgs, C gd , C sd , and C dg intrinsic capacitances. The physical meaning of the elements is explained in [17] for a GFET. Rg is the gate resistance, and R d and Rs account for the contact and access resistances of the drain and source, respectively.
is guaranteed and there is not any unphysical assumption about capacitance reciprocity in the capacitive scheme. Based on such a small-signal model, we have derived explicit expressions for the RF figures of merit (FoMs) with no approximations. We have found discrepancies between the results obtained from our explicit expressions and results obtained from different reported formulas used to evaluate the RF FoMs, especially when a 2D FET is operated in the negative differential resistance (NDR) region. Finally, a methodology to extract the small-signal parameters from Sparameter measurements is proposed. Importantly, we have included the series combination of the drain-source contact and access resistances to the intrinsic equivalent circuit, which could have a dominant role in the electrical behavior of 2D FETs. So, our approach allows extracting the sourcedrain resistance without relying on the use of the transfer length method (TLM) technique, which would imply the fabrication and characterization of devices with different channel lengths [15] . To assess the parameter extraction methodology, we have fed the extracted parameters into the small-signal model and calculated the corresponding S-parameters and RF FoMs. These results have been compared with measurements of an exemplary RF graphene FET (GFET).
II. METHODS

A. Charge-Based Small-Signal Equivalent Circuit
When considering analog and RF electronic applications, the FET terminals are polarized with a dc bias over which an ac signal is superimposed. The amplitude of the ac signal is usually small enough so the I -V characteristic can be linearized around the dc bias [16] . This is the way that a nonlinear device can be treated as a linear circuit with conductance and capacitance elements forming a lumped network.
So far, the small-signal equivalent circuits proposed for 2D FETs are directly imported from Meyer-like capacitance models [3] , [10] [11] [12] [13] [14] . This kind of models can be represented with the equivalent circuit shown in Fig. 2(a) . They assume that the intrinsic capacitances of an FET are reciprocal, which is unphysical for a three-terminal device, resulting in important inaccuracies when RF FoMs are evaluated, as we will later show for the case of a GFET. Moreover, these models usually do not ensure charge conservation (although there are exceptions in the literature), which is of upmost importance not only for accurate device modeling and circuit simulation [18] [19] [20] [21] [22] , but also for proper parameter extraction [23] . In this paper, we propose, instead, the charge-based small-signal model shown in Fig. 2(b) .
Next, we derive the y-parameters of the intrinsic part of the equivalent circuit in Fig. 2(b) , which is inside the blue frame. We have considered such equivalent circuit as a two-port network connected in a common source configuration. The intrinsic y-parameters (Y i ) can be written as
where ω = 2π f and f is the frequency of the ac signal and ports 1 and 2 refer to the gate-source and drain-source ports, respectively. Consequently, the Z -parameters of the equivalent circuit can be expressed as
B. RF Performance of 2D FETs
Whenever investigating a new technology for electronic applications, it is of primary importance to get the FoMs and compare them against the requirements of the International Technology Roadmap for Semiconductors. Considering the target of high frequency electronics, the cut-off frequency ( f Tx ) and the maximum oscillation frequency ( f max ) are the most widely used FoMs. The cut-off frequency is defined as the frequency for which the magnitude of the smallsignal current gain (h 21 ) of the transistor is reduced to unity
where the y-parameters entering in (3) come from the impedance matrix calculated in (2)
On the other hand, the maximum oscillation frequency ( f max ) is defined as the highest possible frequency for which the magnitude of the power gain (U , Mason's invariant) of the transistor is reduced to unity
We have found significant discrepancies between our model and other models regarding the evaluation of the RF FoMs. The reasons for that are the following: 1) the reported expressions have been obtained after assuming a smallsignal equivalent circuit based on the Meyer-like capacitance approach (which always assume capacitance reciprocity), similar to the one depicted in Fig. 2 (a) and 2) approximations usually made for conventional technologies as, for example, if the transistor is working in the saturation region, then, the drain edge of the device is depleted of mobile charge carriers, so C gd can be neglected with respect to C gs . So, in order to keep the accuracy in evaluating the FoMs to the highest level, we have obtained new explicit expressions with no approximations to compute the RF FoMs based on the equivalent circuit presented in Fig. 2(b) . In doing so, the definitions of both f Tx and f max given by (3) and (5) have been applied to obtain (7) and (9), as shown at the bottom of this page, respectively. Explicit expressions for the intrinsic RF FoMs have also been provided in (6) and (8), as shown at the bottom of this page, respectively, considering
C. Parameter Extraction Methodology
A method for extracting small-signal parameters from S-parameter measurements has been reported for a chargebased model in the context of silicon technology [24] . However, it assumes that the metal contact and access resistances can be neglected, which is not the case in 2D FETs, so this methodology cannot be directly applied without introducing large errors. The issue is that the common deembedding procedures do not allow extracting those resistances [10] , [25] [26] [27] [28] [29] . Instead, they should be extracted apart; for instance, by using the TLM.
The most common deembedding procedure consists of applying "open" and "short" structures to identical layouts, one excluding the 2D-channel, so to remove the effect of the probing pads, metal interconnections, including the parasitic capacitances and parasitic inductances. Since the effect of the 2D-channel cannot be removed by the deembedding process, the parasitic resistance extracted by this method does not include either the metal contact resistance or the access resistance [12] . Consequently, they should be included as a part of the small-signal equivalent circuit. It is worth noting that such a methodology proposed here is suitable for any FET with high contact and/or access resistances that could not be extracted separately.
In doing so, we have included the effect of them in the parameter extraction methodology, so they can be extracted together with the rest of intrinsic parameters from S-parameter measurements. The contact resistance with a 2D-material is currently an important bottleneck, together with the lack of perfect current saturation, hampering the realization of power gain at terahertz frequencies [30] [31] [32] . On the other hand, in many embodiments of the 2D-transistor, an ungated area exists between the drain-source metal and the channel under the gate resulting in additional access resistance, which should be considered.
So, a suitable parameter extraction method should be as the one described in the following steps: 1) Apply "open" and "short" structures to identical device under test's layouts, one excluding the 2D-channel, in order to remove the effect of the probing pads including the parasitic capacitances and parasitic inductances [10] , [25] [26] [27] [28] [29] .
2) Extract the series combination of the metal contact and access resistances using (10) , as shown at the bottom of this page, where we have assumed that both drain and source resistances are the same, namely:
Other possibility to estimate these extrinsic resistances is relying on the TLM, which is the most common procedure. 3) Direct application of (11)- (17), as shown at the bottom of this page, to obtain the transconductance (g m ), output conductance (g ds ), gate resistance (R g ), and the intrinsic capacitances (C gs , C gd , C dg , and C sd ). These expressions have been derived with no approximations. As a matter of convenience, we have expressed (10)- (17), in terms of the Z-parameters instead of S-parameters that we had announced. The equivalence between both kind of parameters is well known and can be found in [33] . It is important to highlight that the extraction approach above mentioned allows to get the small-signal parameters at any arbitrary bias. This is in contrast to the extraction method reported in [12] that requires biasing the GFET at the minimum conductivity to extract the intrinsic capacitances. So, this procedure is fine when the model is operated close to the Dirac voltage, but discrepancies could arise far from this bias point according to the bias dependence of such intrinsic capacitances observed in Fig. 3(c) .
III. RESULTS AND DISCUSSION
A. Assessment of the RF Performance Calculation of GFETs
In order to assess the new expressions (7) and (9) to estimate the RF FoMs, we have obtained the small-signal parameters of a prototype GFET described in Table I from the   TABLE I  INPUT PARAMETERS OF A PROTOTYPE GFET  (LARGE-SIGNAL MODEL PRESENTED IN [17]) large-signal model presented in [17] and [34] . The gate bias dependence of the transconductance and output conductance is depicted in Figs. 3(a) and (b) and 4(a) and (b), for a drain bias V DS = 0.5 V and V DS = 3 V, respectively, the latter representative of the GFET biased in the NDR region. The intrinsic capacitances for V DS = 0.5 V are shown in Fig. 3(c) . We have calculated f Tx and f max using different expressions found in the literature, specifically the ones provided in [10] , [13] , and [35] [36] [37] . Results are presented in Figs. 
3(d) and (e) and 4(c) and (d).
Both f Tx and f max expressions from [10] , [35] , and [37] can largely underestimate or overestimate the values depending on the gate voltage overdrive. However, results from [36] are far and, in particular, for V DS = 3 V, there is a gate bias region where the f Tx and f max expression results in imaginary or real negative values. Regarding f max evaluation, we have assessed the case where a GFET is operated in its NDR region, which is a feature of interest in many applications [37] [38] [39] [40] [41] [42] . As suggested in Fig. 4(d Fig. 3 . Gate bias dependence of the small-signal parameters and RF FoMs of the GFET described in Table I, exception, delivering results that are not imaginary or real negative.
Moreover, we have calculated the RF FoMs assuming a Meyer-like model as the one depicted in Fig. 2(a) , by enforcing C dg = C gd and C sd = 0 in (7) and (9). This has Fig. 4 . Gate bias dependence of the small-signal parameters and RF FoMs of the GFET is described in Table I been done for the sake of highlighting the differences with the charge-based model. Results have been plotted in Figs. 3(d) and (e) and 4(c) and (d) (yellow lines). Especially in Fig. 4(c) , we can realize the importance of assuming a chargebased model and consistently estimating the RF FoMs in accordance to it. In addition, for the sake of sensitivity evaluation, the partial derivatives of f Tx with respect to the extrinsic elements have been calculated for the device under test (DUT) at V DS = 0.5 V. Specifically, ∂ f Tx /∂ R d can be up to ∼0.13 GHz/ while ∂ f Tx /∂ R s ∼ 0.07 GHz/ .
B. Extracting the Small-Signal Parameters of a GFET
To assess the proposed parameter extraction method, a stateof-the-art GFET has been characterized in both dc and RF. A scanning electron microscope (SEM) image of the Fig. 5 . Topology of the small-signal equivalent circuit of the microwave GFET under test including extrinsic elements. The intrinsic part could be either of the networks depicted in Fig. 2 depending on the capacitance model considered. [43] AFTER DEEMBEDDING (V GS,e = 0.2 V AND V DS,e = 1 V) GFET (W = 12 μm, L = 100 nm) is shown in Fig. 1(b) and its fabrication process has been described in [43] . The high-frequency performance of the GFET was characterized using a Vector Network Analyzer (Agilent, E8361A) under ambient conditions in the frequency range of 0.25-45 GHz. A common calibration procedure of line-reflect-reflect-match was performed before measurements. Fig. 5 shows the topology of the small-signal equivalent circuit for the microwave GFET under test including the extrinsic elements. Those elements represent the contributions arising from the interconnections between the device and the outside. The deembedding procedure was implemented to subtract the unwanted contribution of such an extrinsic network, as described in [28] , [29] , and [44] . The values of the extrinsic elements of the DUT are given in Table II . However, the effect of the series combination of the drain-source contact and access resistances could not be deembedded by the open and short test structures. Following the extraction method described in Section II-C, the intrinsic small-signal parameters have been obtained and summarized in Table III . We have checked that the extracted parameters are insensitive to the frequency selected for getting the S-parameters. Also note that, due to the nonreciprocity, C dg and C gd are different. Besides, measured and modeled S-parameters at V GS,e = 0.2 V and V DS,e = 1 V plotted together in Fig. 6 are in good agreement. For the sake of completeness, the bias dependence of the extracted model parameters, as well as the corresponding RF FoMs of the GFET, can be found in the Appendix.
The extracted value of the series resistance
is in good agreement with the average contact resistance reported (around 2200 · μm) for the devices fabricated in [43] . Note the importance of considering the extraction of these nonnegligible resistances after the deembedding procedure when modeling 2D FETs.
On the other hand, we can calculate the extrinsic transconductance (g m,e ) and the extrinsic output conductance (g ds,e ) as follows [45] :
. (18) In [43] , a g m,e of ∼ −100 μS/μm and a g ds,e of ∼ 370 μS/μm were reported at V GS,e = 0.2 V and V DS,e = 1 V. They were extracted from the dc transfer characteristics (I DS versus V GS,e curve) and from the output characteristics (I DS versus V DS,e curve), respectively. These values are in good agreement with the ones calculated by (18) , using the parameters in Table III , which have been obtained the following parameter extraction methodology explained before.
Finally, Fig. 7 shows the experimental current gain (|h 21 |) and Mason's invariant (U ), both obtained from the S-parameter measurements depicted in Fig. 6 , compared to the simulated ones obtained from the small-signal model. Both f Tx and f max coming from different approaches have been calculated using the extracted parameters listed in Table III.  They have been summarized in Table IV , showing a large dispersion of values, being the values from (7) and (9) the more accurate prediction. Note that because of the negative intrinsic output conductance, many reported formulas give real negative or imaginary values. 
IV. CONCLUSION
A small-signal model for three-terminal 2D FETs has been presented. The model formulation is universally valid for 2D-materials, such as graphene and 2D-semiconductors. Two main features must be highlighted: 1) the small-signal model guarantees charge conservation and takes into account nonreciprocal capacitances and 2) the metal contact and access resistances have been included in the parameter extraction methodology because of the impossibility of removing their effect from a deembedding procedure.
Explicit and exact expressions for both cut-off and maximum oscillation frequency have been provided consistent with the charge-based small-signal model with no approximations. Such expressions have been compared with others found in the literature. We have found noticeable discrepancies among them when applied to GFETs, especially when the transistor is operated in the NDR region.
An approach to extract the small-signal parameters (transconductance, output conductance, and intrinsic capacitances) and gate resistance from S-parameter measurements has been proposed. Additionally, direct extraction method of the series combination of the metal contact and access resistances from S-parameter measurements has also been provided. The extraction approach has been assessed against S-parameter measurements of a GFET in the RF regime, showing good agreement.
A charge-based small-signal model is important not only to ensure the model accuracy to predict the FoMs but also to guarantee the compatibility with physics-based large-signal models. Moreover, charge conservation could also be critical when a large-signal model is assembled building up on smallsignal models, in the form of tables containing values of drain current and of small-signal parameters for many combinations of bias voltages. Such a model is the so-called table look-up model. Then, by using interpolation functions, the values for points in between could be computed.
APPENDIX
In order to examine the bias dependence of the RF FoMs, we have extracted the small-signal parameters of the DUT introduced in Section III-B for an external gate bias V GS,e ranging from 0 to 0.5 V while keeping a constant external drain bias of V DS,e = 1 V. The results are shown in Figs. 8 and 9 . With this information, the bias dependence of the RF FoMs can be calculated using (7) and (9) , and the result is plotted in Fig. 10 .
